Skip to content
View pConst's full-sized avatar
:octocat:
Hi there!
:octocat:
Hi there!
  • Saint-Petersburg, Russia

Block or report pConst

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. basic_verilog basic_verilog Public

    Must-have verilog systemverilog modules

    Verilog 2k 421

  2. vivado_design_space_explorer_template vivado_design_space_explorer_template Public

    Iterative compilation and reporting scripts for AMD / Xilinx Vivado

    SystemVerilog 9 2

  3. xilinx_max_power xilinx_max_power Public

    Stress test power subsystem of your Xilinx FPGA board

    SystemVerilog 7 2

  4. quartus_design_space_explorer_template quartus_design_space_explorer_template Public

    Iterative compilation and reporting scripts for Intel / Altera Quartus

    Makefile 7 1

  5. avr_assembler_macros avr_assembler_macros Public

    Collection of assembler macros for Atmel AVR microcontroller

    3 1

  6. altium_designer_settings_and_preferences altium_designer_settings_and_preferences Public

    Templates, settings and preferences to use with Altium Designer

    4 5