[DSV4][XPU] Add MHC fused_post_pre support#44144
Merged
jikunshang merged 1 commit intoJun 9, 2026
Merged
Conversation
Contributor
|
This pull request has merge conflicts that must be resolved before it can be |
ed73f8c to
4d2a1c7
Compare
Contributor
Author
|
@jikunshang @xinyu-intel @wuxun-zhang Please help to take a review, thanks. |
jikunshang
approved these changes
Jun 9, 2026
Contributor
|
Hi @majian4work, the pre-commit checks have failed. Please run: uv pip install pre-commit>=4.5.1
pre-commit install
pre-commit run --all-filesThen, commit the changes and push to your branch. For future commits, |
- Add forward_xpu to MHCFusedPostPreOp (decomposes into mhc_post_torch + mhc_pre_torch) - Update XPU model forward to use fused MHC path (matching AMD pattern): first layer uses standalone hc_pre, middle layers use mhc_fused_post_pre - Add explicit hc_post after decoder loop Signed-off-by: Ma Jian <jian1.ma@intel.com>
4d2a1c7 to
1fab1f0
Compare
ekagra-ranjan
pushed a commit
to ekagra-ranjan/vllm
that referenced
this pull request
Jun 9, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com> Signed-off-by: Ekagra Ranjan <3116519+ekagra-ranjan@users.noreply.github.com>
waqahmed-amd-fi
pushed a commit
to waqahmed-amd-fi/vllm
that referenced
this pull request
Jun 10, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com> Signed-off-by: Waqar Ahmed <waqar.ahmed@amd.com>
Saddss
pushed a commit
to Saddss/vllm
that referenced
this pull request
Jun 14, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com>
vivek8123
pushed a commit
to odh-on-pz/vllm-upstream
that referenced
this pull request
Jun 18, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com>
divineearthly
pushed a commit
to divineearthly/vllm
that referenced
this pull request
Jun 19, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com> Signed-off-by: divineearthly <divineearthly@gmail.com>
tunglinwood
pushed a commit
to tunglinwood/vllm
that referenced
this pull request
Jun 22, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com>
nkzhenhua
pushed a commit
to nkzhenhua/vllm
that referenced
this pull request
Jun 24, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com>
ohsono
pushed a commit
to ohsono/vllm
that referenced
this pull request
Jul 3, 2026
Signed-off-by: Ma Jian <jian1.ma@intel.com>
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
Add
MHCFusedPostPreOpXPU support for DeepSeek-V4 on Intel XPU, enabling the fused MHC post+pre path in the decoder loop (matching the AMD/CUDA pattern).Changes
vllm/model_executor/layers/mhc.py: Implementforward_nativeforMHCFusedPostPreOp(decomposes intomhc_post_torch+mhc_pre_torch); addforward_xpudelegating toforward_native.vllm/models/deepseek_v4/xpu/model.py: Update decoder loop to use fused MHC path (first layer → standalonehc_pre, middle layers →mhc_fused_post_pre, explicithc_postafter loop). Add weight loading guards for truncated model testing.Dependencies